

Title: METHOD OF
MANUFACTURING
SEMICONDUCTOR DEVICES
Inventor(s): Sumio OGAWA et al.




FIG. 4

				,				
MANUFACTURING CONDITION	5021	4791	•••	5021	4791	•••	•••	•••
. NG	윤	L3		92	L7			
	9	9		8	NO.			
MANUFAC	MACHINE NO. H5	MACHINE NO. L3	•••	MACHINE NO. H6	MACHINE NO. L7	•••	•••	•••
MANUFACTURING MANUFACTURING MANUFACTURING TIME AND DATE MACHINE NO. CONDITION	20000101	20000102		20000101	20000102	•••	•••	•••
STEP	STEP A	STEP B	:	STEP A	STEP B	•	• •	••,•
WAFER		WO1			W02		•••	•••
LOT NUMBER	CB95-3030							• • •
PRODUCT NAME	UPD123							•••

RODUCT	PRODUCT LOT WAFER NUMBER NUMBER	WAFER	CH I P NUMBER	TEST	TEST TIME AND DATE	TEST TIME TEST MACHINE AND DATE NUMBER	TEST TEST JUDGMENT CONDITION RESULT	TEST RESULT	JUDGMENT
				ITEM A	20000103	TEM A 20000103 MACHINE NO. T4	4 7252	28	
			006, 31	ITEM B	20000103	CO6, 31 ITEM B 20000103 MACHINE NO. T4	4 5834	PASS	PASS
UPD123	CB95			•••	•••	•••		•••	
	-3030	W01		ITEM A	20000103	ITEM A 20000103 MACHINE NO. T4	4 7252	.34	
			co6, 32	ITEM B	20000103	CO6, 32 ITEM B 20000103 MACHINE NO. T4	4 5834	FAIL	FAIL
				• • •	••	•••	•••		
			•••		•••	•••			•••
		•••	•••	•••	• • •	•••	•••	•••	
					1				

WAFER TEST INFORMATION

◆──WAFER CHIP INFORMATION

FIG. 6A





FIG. 6B



Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES



FIG


	7	-		,				
JUDGMENT		FAIL			PASS			•••
TEST RESULT	27	FAIL		26	PASS		•••	•••
TEST TEST TEST NUMBER CONDITION RESULT	7251	5832	•••	7251	5832		•••	
TEST MACHINE NUMBER	MACH INE NO. H2	MACHINE NO. H2	•	MACHINE NO. H2	MACHINE NO. H2	· · · ·	•••	•••
TEST TIME AND DATE	TEM 20000107 MACHINE K	TEM 20000107 MACHINE L NO. H2		ITEM 20000107 MACHINE K NO. H2	ITEM 20000107 MACHINE L NO H2	•••	•••	•••
TEST	I TEM K	I TEM		ITEM K	I TEM	•••	•••	•••
CHIP SAMPLE TEST NUMBER ITEM		000			1		•••	•••
CH I P NUMBER		co6, 31			1		•••	•••
WAFER Number			WO1					•••
PRODUCT LOT ASSEMBLY WAFER LOT NUMBER NUMBER	·	,	UPD123 -3030 35ER-008					•••
LOT		CB95	-3030					•••
PRODUCT NAME			UPD123					

- ASSEMBLY CHIP INFORMATION

----- ASSEMBLY TEST INFORMATION

Title: METHOD OF **MANUFACTURING** SEMICONDUCTOR DEVICES






Docket No.: 088941-0203


FIG. 9

	FAILURE DISTRIBUTION PATTERN	FAILURE CAUSE	IMPROVEMENT AREA
A		WHEN PROCESSING SOLVENT IS COATED ON ROTATING WAFER, LIQUID LEFT IN NOZZLE DRIPS AND MAKES FILM THICKNESS INCONSISTENT, AND HENCE CONTACT FAILURE OCCURS.	·RESIST COATING DEVICE ·SOG FILM DEPOSITING DEVICE
В		WHEN A PLURALITY OF CHIPS IS EXPOSED AT THE SAME TIME IN RETICLE, IF A PART OF RETICLE IS DEFECTIVE, FAILURES OCCUR AT A SPECIFIC LOCATION IN EACH EXPOSURE.	-RETICLE
C		WHEN VERTICALLY MOUNTED WAFER IS IMMERSED IN PROCESSING LIQUID, DIFFERENCE IN PROCESSING TIME OCCURS BETWEEN UPPER AND LOWER PART OF THE WAFER, AND HENCE FAILURES OCCUR CONCENTRATED IN THE UPPER PART OR LOWER PART.	·WET ETCHING DEVICE /STEP ·BATCH TYPE CLEANING DEVICE /STEP
D		IN THE PLASMA ETCHING DEVICE, ELECTRIC FIELD BECOMES INCONSISTENT IN THE PERIPHERY OF THE WAFER, AND HENCE FAILURES OCCUR IN THE PERIPHERY OF THE WAFER.	PLASMA PROCESSING DEVICE
	:		:

 Title: METHOD OF
MANUFACTURING
SEMICONDUCTOR DEVICES
Inventor(s): Sumio OGAWA et al.

FIG.10





R1	PRODUCT NAME ("LOT NO". LOT NAME) R2 FIG. 12	R5	R3: WAFER NO. ("WXXO1") ; :VREF FUSE NO. (FY101") :VREF FUSE NO. (FY102") ;	R6 ; CHIP NO. ("CA001") ; ;ROW FUSE NO. ("FB101") ;ROW FUSE NO. ("FB102") ;	R9 ; COL FUSE NO. ("FC101") ; COL FUSE NO. ("FC102") ; R10	R11 ; CHIP NO. ("CA002") ; ;ROW FUSE NO. ("FB201") ; ;ROW FUSE NO. ("FB202") ;	R14{; col FUSE NO. ("FC201")]; [; col FUSE NO. ("FC202")]; R15	: TERMINATION DELIMITER OF WAFER INFORMATION ("/E")	R17: WAFER NO. ("WXXO2") ; :VREF FUSE NO. (FY201") :	R20 ; CHIP NO. ("CB101") : :ROW FUSE NO. ("FD101") :ROW FUSE NO. ("FD102") ;	R23~\{:00L FUSE NO. ("FE101") : ;00L FUSE NO. ("FE102") : R22	: TERMINATION DELIMITER OF WAFER INFORMATION ("/E")	R25
----	--	----	---	---	--	--	--	---	--	--	---	---	-----




FIG. 14

ROW FUSÉ FIRST NO. ("F101". G	R1) R51
	DE0
ROW FUSE FIRST NO. ("F109". G	iR2) K52
•	
COL FUSE FIRST NO. ("F501". G	L1) R61
COL FUSE FIRST NO. ("F509". G	L2) R62

FIG. 15


```
PRODUCT NAME
LOT NAME ("LOT NO".
                      CB95-3030)
WAFER NO. ("W0001")
VREF FUSE NO.
                ("FY101")
VREF FUSE NO.
                ("FY102")
CHIP NO.
          ("CA001")
ROW FUSE NO.
               ("F101")
ROW FUSE NO.
ROW FUSE NO.
ROW FUSE NO.
               ("F108")
ROW FUSE NO.
ROW FUSE NO.
ROW FUSE NO.
ROW FUSE NO.
COL FUSE NO.
               ("F501")
COL FUSE NO.
               ("F503"
COL FUSE NO.
               ("F514"
COL FUSE NO.
               ("F516")
```

TERMINATION DELIMITER OF WAFER INFORMATION ("/E")

Docket No.: 088941-0203

FIG. 16

R60	R61	F	R62		R63	}	R64	1
	LotNAME CB95-3030			11				mber
GR	5 R66 R67		GR5 C	GR6	R70 GR7	GR8	GR9	
:	R69 	GL4 -	GL5 5	GL6	GL7	GL8	GL9	······································
			Chi	71 oName 6, 32	e Vre		ber	






FIG. 19

X-Redundancy RoLL C


FUSE	REDUNDANCY	ADDRESS
F101 ~F108	3	R301
F109~F116	Α	R302
F117~F124	UNUSE	: R303

Y-Redundancy RoLL C

FUSE	REDUNDANCY ADDRESS
F501 ~F508	A R351
F509 ~F516	1
F517 ~F524	UNUSE

FIG. 20

R401	R402	R40:	3 R4(04 R5(05
WAFER LOT	STEP AS	SEMBLY OT NO	WAFER NO	CHIP NO	SAMPLE NO
CB95-3	030] (39	er008	W01 }	C06, 31	`UII
CB95-3	030 35	Ser008	W01	C06, 32	2
•		•	•	•	•






FIG. 23





FIG. 24



Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Inventor(s): Sumio OGAWA et al.
Docket No.: 088941-0203




FIG. 26




FIG. 27

